Cache write misses


I’ve been using Intel Pin tool to perform analysis of cache miss rates of a parallel application in multi-level caches, using one of the examples allcache.cpp, the results differentiate load and write misses, and the miss rates of each one vary significantly in L1, load miss rates of 20% vs store misses 90%.

Why can be such difference between each type?